02-11-01: Difference between revisions
From PLD Archive
More actions
Created page with "== Found on... == *Ataxx Category:Leland PLD's" |
|||
(One intermediate revision by the same user not shown) | |||
Line 1: | Line 1: | ||
== Found on... == | == Found on... == | ||
*[[Ataxx]] | *[[Ataxx]] | ||
*[[Super Off Road]] | |||
== Equations == | |||
<pre> | |||
/**********************************************************************/ | |||
/*Ataxx Trackball PAL U78 (02-11-01), Blue Y-Axis */ | |||
/*Functionally identical to Super Off Road U82 (21-01) */ | |||
/*5-bit counter increments every clock cycle */ | |||
/*Direction bit is registered on clock edge based on quadrature input */ | |||
/*Output is enabled when selected by decoded input signals */ | |||
/**********************************************************************/ | |||
/** Inputs **/ | |||
PIN 1 = CLK; /*one quadrature input used as clock*/ | |||
PIN 2 = QUAD; /*other quadrature input used for direction*/ | |||
PIN 7 = !OPT; /*optical select*/ | |||
PIN 8 = ZA0; /*address*/ | |||
PIN 9 = ZA1; | |||
PIN 11 = !OE; | |||
/** Outputs **/ | |||
PIN 12 = !OE_CTL; /*fed back to output enable pin*/ | |||
PIN 13 = DIR; /*direction output*/ | |||
PIN 14 = CNT4; /*counter output*/ | |||
PIN 15 = CNT3; | |||
PIN 16 = CNT2; | |||
PIN 17 = CNT1; | |||
PIN 18 = CNT0; | |||
/** Logic Equations **/ | |||
/*U78 decodes address 3*/ | |||
OE_CTL = OPT & ZA1 & ZA0; | |||
/*counter and direction updated on clock edge and controlled by output enable*/ | |||
DIR.d = !QUAD; | |||
CNT0.d = !CNT0; | |||
CNT1.d = CNT1 $ CNT0; | |||
CNT2.d = CNT2 $ (CNT1 & CNT0); | |||
CNT3.d = CNT3 $ (CNT2 & CNT1 & CNT0); | |||
CNT4.d = CNT4 $ (CNT3 & CNT2 & CNT1 & CNT0); | |||
</pre> | |||
[[Category:Leland PLD's]] | [[Category:Leland PLD's]] |
Latest revision as of 12:26, 30 October 2024
Found on...
editEquations
edit/**********************************************************************/ /*Ataxx Trackball PAL U78 (02-11-01), Blue Y-Axis */ /*Functionally identical to Super Off Road U82 (21-01) */ /*5-bit counter increments every clock cycle */ /*Direction bit is registered on clock edge based on quadrature input */ /*Output is enabled when selected by decoded input signals */ /**********************************************************************/ /** Inputs **/ PIN 1 = CLK; /*one quadrature input used as clock*/ PIN 2 = QUAD; /*other quadrature input used for direction*/ PIN 7 = !OPT; /*optical select*/ PIN 8 = ZA0; /*address*/ PIN 9 = ZA1; PIN 11 = !OE; /** Outputs **/ PIN 12 = !OE_CTL; /*fed back to output enable pin*/ PIN 13 = DIR; /*direction output*/ PIN 14 = CNT4; /*counter output*/ PIN 15 = CNT3; PIN 16 = CNT2; PIN 17 = CNT1; PIN 18 = CNT0; /** Logic Equations **/ /*U78 decodes address 3*/ OE_CTL = OPT & ZA1 & ZA0; /*counter and direction updated on clock edge and controlled by output enable*/ DIR.d = !QUAD; CNT0.d = !CNT0; CNT1.d = CNT1 $ CNT0; CNT2.d = CNT2 $ (CNT1 & CNT0); CNT3.d = CNT3 $ (CNT2 & CNT1 & CNT0); CNT4.d = CNT4 $ (CNT3 & CNT2 & CNT1 & CNT0);