Dynamite Dux (bootleg): Difference between revisions
From PLD Archive
More actions
No edit summary |
|||
| Line 37: | Line 37: | ||
== Credits == | == Credits == | ||
*PCB pictures provided by [[Caius]] & [[ClawGrip]] | *PCB pictures provided by [[Caius]] & [[ClawGrip]] | ||
[[Category:Bootleg]] | |||
Revision as of 18:34, 6 July 2022
PCB
PLD's
| PLD Information | Credits | Download | View | |||||
|---|---|---|---|---|---|---|---|---|
| Dump Method | Target Device(s) | Location | Info | Status | Creator(s) | Tester(s) | Files | Pictures |
| Bruteforced | GAL20V8 | U13 (CPU PCB) | Tested | Caius | Caius | JEDEC | ||
| Bruteforced | GAL16V8 | U50 (CPU PCB) | Tested | Caius | Caius | JEDEC | ||
| Unlocked | GAL16V8 | A18 (Video PCB) | Assumed working | ClawGrip | JEDEC | |||