Toggle menu
Toggle preferences menu
Toggle personal menu
Not logged in
Your IP address will be publicly visible if you make any edits.

Daystar QuadraCache: Difference between revisions

From PLD Archive
Line 9: Line 9:
|-
|-
|Undumped
|Undumped
|PAL20L8
|[[PAL20L8]]
|U1
|U1
|25-00145-000
|25-00145-000
Line 19: Line 19:
|-
|-
|Undumped
|Undumped
|PAL20R4
|[[PAL20R4]]
|U2
|U2
|25-00146-000
|25-00146-000
Line 29: Line 29:
|-
|-
|Undumped
|Undumped
|PAL20R4
|[[PAL20R4]]
|U3
|U3
|25-00147-000
|25-00147-000
Line 39: Line 39:
|-
|-
|Unlocked
|Unlocked
|GAL20V8
|[[GAL20V8]]
|U4
|U4
|25-00148-000
|25-00148-000
|Assumed working
|Assumed working
|Bolle
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Daystar_Quadracache_U4.jed JEDEC]
|[https://wiki.pldarchive.co.uk/pals/Daystar_Quadracache_U4.jed JEDEC]
|
|
|}
|}

Revision as of 09:38, 15 May 2022

PCB


PLD's

PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Undumped PAL20L8 U1 25-00145-000
Undumped PAL20R4 U2 25-00146-000
Undumped PAL20R4 U3 25-00147-000
Unlocked GAL20V8 U4 25-00148-000 Assumed working Bolle JEDEC