Toggle menu
Toggle personal menu
Not logged in
Your IP address will be publicly visible if you make any edits.

Amstrad 6128: Difference between revisions

From
No edit summary
Line 1: Line 1:
== PLD ==
{| class="wikitable"
{| class="wikitable"
!colspan="5"|PLD Information
!colspan="5"|PLD Information
Line 22: Line 23:
|Porchy, Arnoldemu
|Porchy, Arnoldemu
|Porchy, Bryce
|Porchy, Bryce
|[https://wiki.pldarchive.co.uk/pals/Amstrad6128.jed JEDEC]
|[https://wiki.pldarchive.co.uk/pals/Amstrad6128.zip ZIP]
|
|
|}
|}


== Schematic ==
== Schematic ==
<gallery>
[[File:Amstrad_CPC6128_Schematic.png|500px]]
[[File:Amstrad_CPC6128_Schematic.png|500px]]
</gallery>


== Notes ==
== Notes ==

Revision as of 12:50, 19 February 2021

PLD

PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Recreated GAL16V8 IC118 40031 Tested Porchy, Arnoldemu Porchy, Bryce ZIP

Schematic

Notes

Manually recreated by Porchy using logic analyser. This chip makes heavy use of latches in order to implement memory bank switching.