Toggle menu
Toggle preferences menu
Toggle personal menu
Not logged in
Your IP address will be publicly visible if you make any edits.

Daystar Turbo 040 (Macintosh 68040 accelerator): Difference between revisions

From PLD Archive
No edit summary
 
Line 28: Line 28:
|[[Bolle]]
|[[Bolle]]
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_ASIC_U10.jed JEDEC]
|{{PLD|Daystar_Turbo040_ASIC_U10.zip}}
|
|{{NO IMAGE}}
|-
|-
|Unlocked
|Unlocked
Line 38: Line 38:
|[[Bolle]]
|[[Bolle]]
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_ASIC_U12.jed JEDEC]
|{{PLD|Daystar_Turbo040_ASIC_U12.zip}}
|
|{{NO IMAGE}}
|-
|-
|Unlocked
|Unlocked
Line 48: Line 48:
|[[Bolle]]
|[[Bolle]]
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_ASIC_U23.jed JEDEC]
|{{PLD|Daystar_Turbo040_ASIC_U23.zip}}
|
|{{NO IMAGE}}
|}
|}


Line 63: Line 63:
|
|
|
|
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 72: Line 72:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U5.jed JEDEC]
|{{PLD|Daystar_Turbo040_REV1_U5.zip}}
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 82: Line 82:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U6.jed JEDEC]
|{{PLD|Daystar_Turbo040_REV1_U6.zip}}
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 92: Line 92:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U7.jed JEDEC]
|{{PLD|Daystar_Turbo040_REV1_U7.zip}}
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 102: Line 102:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U8.jed JEDEC]
|{{PLD|Daystar_Turbo040_REV1_U8.zip}}
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 112: Line 112:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U9.jed JEDEC]
|{{PLD|Daystar_Turbo040_REV1_U9.zip}}
|
|{{NO IMAGE}}
|-
|-
|Undumped
|Undumped
Line 123: Line 123:
|
|
|
|
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 132: Line 132:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U11.jed JEDEC]
|{{PLD|Daystar_Turbo040_REV1_U11.zip}}
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 142: Line 142:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U14.jed JEDEC]
|{{PLD|Daystar_Turbo040_REV1_U14.zip}}
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 152: Line 152:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.jed.zip ZIP]
|{{PLD|Turbo040_40M_latest_GAL_U15.zip}}
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 162: Line 162:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U16.jed JEDEC]
|{{PLD|Daystar_Turbo040_REV1_U16.zip}}
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 172: Line 172:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U17.jed JEDEC]
|{{PLD|Daystar_Turbo040_REV1_U17.zip}}
|
|{{NO IMAGE}}
|}
|}


Line 187: Line 187:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U4.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U4.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 197: Line 197:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 207: Line 207:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_early_GAL_U6.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_early_GAL_U6.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 217: Line 217:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 227: Line 227:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 237: Line 237:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 247: Line 247:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 257: Line 257:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 267: Line 267:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 277: Line 277:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 287: Line 287:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 297: Line 297:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17.zip ZIP]
|
|{{NO IMAGE}}
|}
|}


Line 311: Line 311:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U4.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U4.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 321: Line 321:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 331: Line 331:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U6.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U6.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 341: Line 341:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 351: Line 351:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 361: Line 361:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 371: Line 371:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 381: Line 381:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 391: Line 391:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 401: Line 401:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 411: Line 411:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 421: Line 421:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 431: Line 431:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U38.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U38.zip ZIP]
|
|{{NO IMAGE}}
|}
|}


Line 445: Line 445:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u1.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u1.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 455: Line 455:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u2.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u2.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 465: Line 465:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u3.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u3.zip ZIP]
|
|{{NO IMAGE}}
|-
|-
|Glitched
|Glitched
Line 475: Line 475:
|[[Bolle]]
|[[Bolle]]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u4.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u4.zip ZIP]
|
|{{NO IMAGE}}
|}
|}


[[Category:Bolle]]
[[Category:Computer]]
[[Category:Computer]]
[[Category:Apple]]
[[Category:Apple]]
[[Category:Macintosh]]
[[Category:Macintosh]]
[[Category:Undumped]]
[[Category:Undumped]]

Latest revision as of 12:41, 18 May 2025

PLD's

edit

Notes

edit

There are a lot of different versions of the GAL-based boards. GALs with the same ID are interchangeable between board revisions.
IDs always seem to start with "25-". The next four digits are the actual ID.
The fifths digit and any extra letters/digits that follow only seem to indicate the set of GALs to be used for the specific board version.
From what I was able to verify content of the GALs is identical as long as the four ID digits are the same across board versions.
Chip speed is critical and has to match the original values. Faster chips don't work for all locations.

Turbo 040 ASIC

edit
PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Unlocked GAL20V8 U10 25-29813 Tested Bolle Bolle ZIP
Unlocked GAL20V8 U12 25-29820 Tested Bolle Bolle ZIP
Unlocked GAL16V8 U23 25-29288 Tested Bolle Bolle ZIP

Turbo 040 25MHz (early version)

edit
PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Undumped GAL22V10 U4 25-2915?
Glitched GAL20V8 U5 25-23613 Assumed working Bolle ZIP
Glitched GAL20V8 U6 25-24009 Assumed working Bolle ZIP
Glitched GAL20V8 U7 25-24115 Assumed working Bolle ZIP
Glitched GAL20V8 U8 25-24511 Assumed working Bolle ZIP
Glitched GAL20V8 U9 25-29288 Assumed working Bolle ZIP
Undumped GAL22V10 U10 25-2906?
Glitched GAL20V8 U11 25-23705 Assumed working Bolle ZIP
Glitched GAL20V8 U14 25-29288 Assumed working Bolle ZIP
Glitched GAL22V10 U15 25-23903 Assumed working Bolle ZIP
Glitched GAL20V8 U16 25-24801 Assumed working Bolle ZIP
Glitched GAL20V8 U17 25-24702 Assumed working Bolle ZIP

Turbo 040 40MHz GAL-based early version

edit
PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Glitched GAL22V10 U4 25-29391 Tested Bolle Bolle ZIP
Glitched GAL20V8 U5 25-2911x Tested Bolle Bolle ZIP
Glitched GAL20V8 U6 25-2913x Tested Bolle Bolle ZIP
Glitched GAL20V8 U7 25-24115 Tested Bolle Bolle ZIP
Glitched GAL20V8 U8 25-2950? Tested Bolle Bolle ZIP
Glitched GAL20V8 U9 25-23804 Tested Bolle Bolle ZIP
Glitched GAL20V8 U10 25-24412 Tested Bolle Bolle ZIP
Glitched GAL20V8 U11 25-2912x Tested Bolle Bolle ZIP
Glitched GAL20V8 U14 25-2920x Tested Bolle Bolle ZIP
Glitched GAL22V10 U15 25-23903 Tested Bolle Bolle ZIP
Glitched GAL20V8 U16 25-24801 Tested Bolle Bolle ZIP
Glitched GAL20V8 U17 25-24702 Tested Bolle Bolle ZIP

Turbo 040 40MHz GAL-based latest version

edit
PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Glitched GAL22V10 U4 25-29391 Tested Bolle Bolle ZIP
Glitched GAL20V8 U5 25-29110 Tested Bolle Bolle ZIP
Glitched GAL20V8 U6 25-2932x Tested Bolle Bolle ZIP
Glitched GAL20V8 U7 25-24115 Tested Bolle Bolle ZIP
Glitched GAL20V8 U8 25-29509 Tested Bolle Bolle ZIP
Glitched GAL20V8 U9 25-23804 Tested Bolle Bolle ZIP
Glitched GAL20V8 U10 25-24412 Tested Bolle Bolle ZIP
Glitched GAL20V8 U11 25-2912x Tested Bolle Bolle ZIP
Glitched GAL20V8 U14 25-29202 Tested Bolle Bolle ZIP
Glitched GAL22V10 U15 25-23903 Tested Bolle Bolle ZIP
Glitched GAL20V8 U16 25-24801 Tested Bolle Bolle ZIP
Glitched GAL20V8 U17 25-24702 Tested Bolle Bolle ZIP
Glitched GAL16V8 U38 25-29417 Tested Bolle Bolle ZIP

Turbo 040 Cache Daughterboard

edit
PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Unlocked PAL16L8 U1 25-28205 Tested Bolle Bolle ZIP
Glitched GAL20V8 U2 25-2831x Tested Bolle Bolle ZIP
Glitched GAL20V8 U3 25-2843x Tested Bolle Bolle ZIP
Glitched GAL20V8 U4 25-2940x Tested Bolle Bolle ZIP