(→PLD's) |
(→PLD's) |
||
Line 48: | Line 48: | ||
| | | | ||
|} | |} | ||
== Credits == | |||
*PCB pictures from [[Caius]] | |||
[[Category:Bootleg]] |
Revision as of 20:22, 5 July 2022
PCB
-
CPU Board
-
Video Board
PLD's
PLD Information | Credits | Download | View | |||||
---|---|---|---|---|---|---|---|---|
Dump Method | Target Device | Location | ID | Status | Creator(s) | Tester(s) | Files | Pictures |
Bruteforced | GAL16V8 | 18B (CPU board) | PAL1 | Tested | Caius | Caius | JEDEC | |
Bruteforced | GAL16V8 | 2A (CPU board) | PAL2 | Tested | Caius | Caius | JEDEC | |
Bruteforced | GAL16V8 | 1B (Video board) | PAL3 | Tested | Caius | Caius | JEDEC | |
Bruteforced | GAL16V8 | 2E (Video board) | PAL4 | Tested | Caius | Caius | JEDEC |
Credits
- PCB pictures from Caius