Toggle menu
Toggle preferences menu
Toggle personal menu
Not logged in
Your IP address will be publicly visible if you make any edits.

Major Title: Difference between revisions

From PLD Archive
No edit summary
Line 8: Line 8:
=== Top Board ===
=== Top Board ===
{{PLD_ALL}}
{{PLD_ALL}}
{{M82_MT-A-2H-}}
{{M82_MT_A-2H-}}
{{M82_MT-A-5L-}}
{{M82_MT_A-5L-}}
{{M82_MT-A-7D-}}
{{M82_MT_A-7D-}}
|}
|}



Revision as of 11:24, 18 August 2025

PCB

PLD's

Top Board

PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Bruteforced GAL16V8 IC5 MT_A-2H- Tested Caius Caius ZIP
Bruteforced GAL16V8 IC31 MT_A-5L- Tested Caius Caius ZIP
Bruteforced GAL16V8 IC43 MT_A-7D- Tested Caius Caius ZIP

Bottom Board

PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Bruteforced GAL16V8 IC23 MT-A-3Q- Tested Caius Caius ZIP

PROM to GAL

PLD Information Credits Download View
Original Device Target Device Location ID Status Notes Creator(s) Tester(s) Files Picture
82S129 GAL16V8 IC37 MT-B-6A- Tested Tie pin 8 to pin 10 Caius Caius ZIP