B93-08: Difference between revisions
From PLD Archive
More actions
m 1 revision imported |
|||
| (2 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
== Found on... == | == Found on... == | ||
*[[Rambo 3]] | *[[Rambo 3]] | ||
== Equations == | |||
<pre> | |||
/** Inputs **/ | |||
Pin 1 = UDS; | |||
Pin 2 = A19; | |||
Pin 3 = A18; | |||
Pin 4 = A21; | |||
Pin 5 = A22; | |||
Pin 6 = A23; | |||
Pin 7 = FC0; | |||
Pin 8 = FC1; | |||
Pin 9 = FC2; | |||
Pin 11 = AS; | |||
/** Outputs **/ | |||
Pin 12 = ROM0; /**(Combinatorial, Output feedback output, Active low) **/ | |||
Pin 13 = DTACK; /**(Combinatorial, Output feedback output, Active low) **/ | |||
Pin 14 = SOUND; /**(Combinatorial, Output feedback output, Active low) **/ | |||
Pin 15 = IOC; /**(Combinatorial, Output feedback output, Active low) **/ | |||
Pin 16 = DAR; /**(Combinatorial, Output feedback output, Active low) **/ | |||
Pin 17 = VCU; /**(Combinatorial, Output feedback output, Active low) **/ | |||
Pin 18 = RAM; /**(Combinatorial, Output feedback output, Active low) **/ | |||
Pin 19 = ROM1; /**(Combinatorial, Output feedback output, Active low) **/ | |||
/** Equations **/ | |||
!ROM0 = !A18 & !A21 & !A22 & !A23 & !FC0 & FC1 & !AS | |||
# !A18 & !A21 & !A22 & !A23 & FC0 & !FC1 & !AS; | |||
!DTACK = A21 & A22 & !AS | |||
# !A21 & A23 & !AS | |||
# !A22 & !A23 & !AS | |||
# FC0 & FC1 & !AS | |||
# !FC0 & !FC1 & !AS; | |||
DTACK.oe = DAR & VCU | |||
!SOUND = A21 & !A22 & !A23 & !FC0 & FC1 & !AS | |||
# A21 & !A22 & !A23 & FC0 & !FC1 & !AS; | |||
!IOC = A21 & A22 & !A23 & !FC0 & FC1 & !AS | |||
# A21 & A22 & !A23 & FC0 & !FC1 & !AS; | |||
!DAR = A21 & !A22 & A23 & !FC0 & FC1 & !AS | |||
# A21 & !A22 & A23 & FC0 & !FC1 & !AS; | |||
!VCU = !A21 & A22 & !A23 & !FC0 & FC1 & !AS | |||
# !A21 & A22 & !A23 & FC0 & !FC1 & !AS; | |||
!RAM = !A21 & !A22 & A23 & !FC0 & FC1 & !AS | |||
# !A21 & !A22 & A23 & FC0 & !FC1 & !AS; | |||
!ROM1 = A18 & !A21 & !A22 & !A23 & !FC0 & FC1 & !AS | |||
# A18 & !A21 & !A22 & !A23 & FC0 & !FC1 & !AS; | |||
</pre> | |||
[[Category:Taito PLD's]] | |||
Latest revision as of 11:38, 9 February 2025
Found on...
editEquations
edit/** Inputs **/
Pin 1 = UDS;
Pin 2 = A19;
Pin 3 = A18;
Pin 4 = A21;
Pin 5 = A22;
Pin 6 = A23;
Pin 7 = FC0;
Pin 8 = FC1;
Pin 9 = FC2;
Pin 11 = AS;
/** Outputs **/
Pin 12 = ROM0; /**(Combinatorial, Output feedback output, Active low) **/
Pin 13 = DTACK; /**(Combinatorial, Output feedback output, Active low) **/
Pin 14 = SOUND; /**(Combinatorial, Output feedback output, Active low) **/
Pin 15 = IOC; /**(Combinatorial, Output feedback output, Active low) **/
Pin 16 = DAR; /**(Combinatorial, Output feedback output, Active low) **/
Pin 17 = VCU; /**(Combinatorial, Output feedback output, Active low) **/
Pin 18 = RAM; /**(Combinatorial, Output feedback output, Active low) **/
Pin 19 = ROM1; /**(Combinatorial, Output feedback output, Active low) **/
/** Equations **/
!ROM0 = !A18 & !A21 & !A22 & !A23 & !FC0 & FC1 & !AS
# !A18 & !A21 & !A22 & !A23 & FC0 & !FC1 & !AS;
!DTACK = A21 & A22 & !AS
# !A21 & A23 & !AS
# !A22 & !A23 & !AS
# FC0 & FC1 & !AS
# !FC0 & !FC1 & !AS;
DTACK.oe = DAR & VCU
!SOUND = A21 & !A22 & !A23 & !FC0 & FC1 & !AS
# A21 & !A22 & !A23 & FC0 & !FC1 & !AS;
!IOC = A21 & A22 & !A23 & !FC0 & FC1 & !AS
# A21 & A22 & !A23 & FC0 & !FC1 & !AS;
!DAR = A21 & !A22 & A23 & !FC0 & FC1 & !AS
# A21 & !A22 & A23 & FC0 & !FC1 & !AS;
!VCU = !A21 & A22 & !A23 & !FC0 & FC1 & !AS
# !A21 & A22 & !A23 & FC0 & !FC1 & !AS;
!RAM = !A21 & !A22 & A23 & !FC0 & FC1 & !AS
# !A21 & !A22 & A23 & FC0 & !FC1 & !AS;
!ROM1 = A18 & !A21 & !A22 & !A23 & !FC0 & FC1 & !AS
# A18 & !A21 & !A22 & !A23 & FC0 & !FC1 & !AS;