(→PLD's) |
(→PLD's) |
||
Line 5: | Line 5: | ||
== PLD's == | == PLD's == | ||
{{ | {{PLD_NO_LOC}} | ||
|- | |- | ||
|Bruteforced | |Bruteforced | ||
|[[GAL16V8]] | |[[GAL16V8]] | ||
|PAL4 | |PAL4 | ||
|Tested | |Tested | ||
Line 19: | Line 18: | ||
|Bruteforced | |Bruteforced | ||
|[[GAL16V8]] | |[[GAL16V8]] | ||
|PAL2 | |PAL2 | ||
|Tested | |Tested | ||
Line 29: | Line 27: | ||
|Bruteforced | |Bruteforced | ||
|[[GAL16V8]] | |[[GAL16V8]] | ||
|PAL3 | |PAL3 | ||
|Tested | |Tested | ||
Line 39: | Line 36: | ||
|Bruteforced | |Bruteforced | ||
|[[GAL16V8]] | |[[GAL16V8]] | ||
|PAL4 | |PAL4 | ||
|Tested | |Tested | ||
Line 49: | Line 45: | ||
|Bruteforced | |Bruteforced | ||
|[[GAL16V8]] | |[[GAL16V8]] | ||
|PAL5 | |PAL5 | ||
|Tested | |Tested |
Revision as of 13:35, 9 July 2022
PCB
PLD's
PLD Information | Credits | Download | View | ||||
---|---|---|---|---|---|---|---|
Dump Method | Target Device | ID | Status | Creator(s) | Tester(s) | Files | Pictures |
Bruteforced | GAL16V8 | PAL4 | Tested | Caius | Caius | JEDEC | |
Bruteforced | GAL16V8 | PAL2 | Tested | Caius | Caius | JEDEC | |
Bruteforced | GAL16V8 | PAL3 | Tested | Caius | Caius | JEDEC | |
Bruteforced | GAL16V8 | PAL4 | Tested | Caius | Caius | JEDEC | |
Bruteforced | GAL16V8 | PAL5 | Tested | Caius | Caius | JEDEC |
NOTE: PAL2 needs pin 12 removed in order to work or you can download the following modified JEDEC
PLD Information | Credits | Download | |||
---|---|---|---|---|---|
Target Device | ID | Status | Creator(s) | Tester(s) | Files |
GAL16V8 | PAL2 | Tested | Caius | Caius | JEDEC |