Difference between revisions of "Scramble Formation"
From
(→PLD's) |
|||
| Line 6: | Line 6: | ||
== PLD's == | == PLD's == | ||
{ | {{PLD_ALL}} | ||
|- | |- | ||
|Bruteforced | |Bruteforced | ||
Revision as of 09:07, 27 February 2022
PCB
PLD's
| PLD Information | Credits | Download | View | |||||
|---|---|---|---|---|---|---|---|---|
| Dump Method | Target Device | Location | ID | Status | Creator(s) | Tester(s) | Files | Pictures |
| Bruteforced | GAL16V8 | IC19 | A71-26 | Untested | Unknown | JEDEC | ||
PROM to GAL
| PLD Information | Credits | Download | ||||
|---|---|---|---|---|---|---|
| Target Device | Location | ID | Status | Creator(s) | Tester(s) | Files |
| GAL16V8 | IC41 | A71-25 | Tested | Caius | Caius | JEDEC |
Credits
- PCB pictures by Corrado Tomaselli
