Difference between revisions of "Logic Pro 2"
From
m (1 revision imported) |
(→PLD's) |
||
Line 5: | Line 5: | ||
== PLD's == | == PLD's == | ||
{ | {{PLD_NO_LOC}} | ||
|- | |- | ||
|Unlocked | |Unlocked | ||
|GAL22V10 | |[[GAL22V10]] | ||
|#1 | |#1 | ||
|Assumed Working | |Assumed Working | ||
|Andreas | |[[Andreas]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/LogicPro2-1.jed JEDEC] | |[https://wiki.pldarchive.co.uk/pals/LogicPro2-1.jed JEDEC] | ||
Line 30: | Line 17: | ||
|- | |- | ||
|Unlocked | |Unlocked | ||
|GAL16V8 | |[[GAL16V8]] | ||
|#2 | |#2 | ||
|Assumed Working | |Assumed Working | ||
|Andreas | |[[Andreas]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/LogicPro2-2.jed JEDEC] | |[https://wiki.pldarchive.co.uk/pals/LogicPro2-2.jed JEDEC] | ||
Line 39: | Line 26: | ||
|- | |- | ||
|Unlocked | |Unlocked | ||
|GAL22V10 | |[[GAL22V10]] | ||
|#4 | |#4 | ||
|Assumed Working | |Assumed Working | ||
|Andreas | |[[Andreas]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/LogicPro2-4.jed JEDEC] | |[https://wiki.pldarchive.co.uk/pals/LogicPro2-4.jed JEDEC] |
Revision as of 11:22, 19 June 2022
PCB
PLD's
PLD Information | Credits | Download | View | ||||
---|---|---|---|---|---|---|---|
Dump Method | Target Device | ID | Status | Creator(s) | Tester(s) | Files | Pictures |
Unlocked | GAL22V10 | #1 | Assumed Working | Andreas | JEDEC | ||
Unlocked | GAL16V8 | #2 | Assumed Working | Andreas | JEDEC | ||
Unlocked | GAL22V10 | #4 | Assumed Working | Andreas | JEDEC |
NOTE: See PCB picture for locations