Difference between revisions of "Final Lap 2"
From
(→PLD's) |
|||
| Line 9: | Line 9: | ||
|- | |- | ||
|Bruteforced | |Bruteforced | ||
|GAL16V8 | |[[GAL16V8]] | ||
|1R | |1R | ||
|FLI-1 | |FLI-1 | ||
|Untested | |Untested | ||
|Porchy | |[[Porchy]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/FinalLap2_FLI-1.jed JEDEC] | |[https://wiki.pldarchive.co.uk/pals/FinalLap2_FLI-1.jed JEDEC] | ||
| Line 19: | Line 19: | ||
|- | |- | ||
|Undumped | |Undumped | ||
|PAL16L8 | |[[PAL16L8]] | ||
|9J | |9J | ||
|FLI-2 | |FLI-2 | ||
| Line 30: | Line 30: | ||
== Credits == | == Credits == | ||
*All pictures pictures by Porchy | *All pictures pictures by [[Porchy]] | ||
Revision as of 18:51, 17 May 2022
PCB
PLD's
| PLD Information | Credits | Download | View | |||||
|---|---|---|---|---|---|---|---|---|
| Dump Method | Target Device | Location | ID | Status | Creator(s) | Tester(s) | Files | Pictures |
| Bruteforced | GAL16V8 | 4G | SYS87B-1 | Tested | Robotype, Caius | Robotype, Caius | ZIP | 
|
| Bruteforced | GAL16V8 | 5F | SYS87B-2B | Untested | Coolmod, Caius | ZIP | 
| |
| Bruteforced | GAL22V10 | 8D | SYS87B-3 | Untested | Coolmod, Caius | ZIP | 
| |
| Bruteforced | GAL16V8 | 1R | FLI-1 | Untested | Porchy | JEDEC | 
| |
| Undumped | PAL16L8 | 9J | FLI-2 | Undumped | 
| |||
Credits
- All pictures pictures by Porchy
