Difference between revisions of "Daystar Turbo 040 (Macintosh 68040 accelerator)"

From
Jump to: navigation, search
 
(4 intermediate revisions by the same user not shown)
Line 196: Line 196:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5.zip ZIP]
|
|
|-
|-
Line 206: Line 206:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_early_GAL_U6.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_early_GAL_U6.zip ZIP]
|
|
|-
|-
Line 216: Line 216:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7.zip ZIP]
|
|
|-
|-
Line 226: Line 226:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8.zip ZIP]
|
|
|-
|-
Line 236: Line 236:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9.zip ZIP]
|
|
|-
|-
Line 246: Line 246:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10.zip ZIP]
|
|
|-
|-
Line 256: Line 256:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11.zip ZIP]
|
|
|-
|-
Line 266: Line 266:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14.zip ZIP]
|
|
|-
|-
Line 276: Line 276:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.zip ZIP]
|
|
|-
|-
Line 286: Line 286:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16.zip ZIP]
|
|
|-
|-
Line 296: Line 296:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17.zip ZIP]
|
|
|}
|}
Line 320: Line 320:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5.zip ZIP]
|
|
|-
|-
Line 330: Line 330:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U6.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U6.zip ZIP]
|
|
|-
|-
Line 340: Line 340:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7.zip ZIP]
|
|
|-
|-
Line 350: Line 350:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8.zip ZIP]
|
|
|-
|-
Line 360: Line 360:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9.zip ZIP]
|
|
|-
|-
Line 370: Line 370:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10.zip ZIP]
|
|
|-
|-
Line 380: Line 380:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11.zip ZIP]
|
|
|-
|-
Line 390: Line 390:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14.zip ZIP]
|
|
|-
|-
Line 400: Line 400:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.zip ZIP]
|
|
|-
|-
Line 410: Line 410:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16.zip ZIP]
|
|
|-
|-
Line 420: Line 420:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17.zip ZIP]
|
|
|-
|-
Line 430: Line 430:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U38.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U38.zip ZIP]
|
|
|}
|}
Line 444: Line 444:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u1.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u1.zip ZIP]
|
|
|-
|-
Line 454: Line 454:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u2.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u2.zip ZIP]
|
|
|-
|-
Line 464: Line 464:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u3.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u3.zip ZIP]
|
|
|-
|-
Line 474: Line 474:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u4.jed.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u4.zip ZIP]
|
|
|}
|}
[[Category:Computer]]
[[Category:Computer]]
[[Category:Apple]]
[[Category:Macintosh]]
[[Category:Undumped]]
[[Category:Undumped]]

Latest revision as of 18:52, 11 May 2024

PCB[edit]

PLD's[edit]

Notes[edit]

There are a lot of different versions of the GAL-based boards. GALs with the same ID are interchangeable between board revisions.
IDs always seem to start with "25-". The next four digits are the actual ID.
The fifths digit and any extra letters/digits that follow only seem to indicate the set of GALs to be used for the specific board version.
From what I was able to verify content of the GALs is identical as long as the four ID digits are the same across board versions.
Chip speed is critical and has to match the original values. Faster chips don't work for all locations.

Turbo 040 ASIC[edit]

PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Unlocked GAL20V8 U10 25-29813 Tested Bolle Bolle JEDEC
Unlocked GAL20V8 U12 25-29820 Tested Bolle Bolle JEDEC
Unlocked GAL16V8 U23 25-29288 Tested Bolle Bolle JEDEC

Turbo 040 25MHz (early version)[edit]

PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Undumped GAL22V10 U4 25-2915?
Glitched GAL20V8 U5 25-23613 Assumed working Bolle JEDEC
Glitched GAL20V8 U6 25-24009 Assumed working Bolle JEDEC
Glitched GAL20V8 U7 25-24115 Assumed working Bolle JEDEC
Glitched GAL20V8 U8 25-24511 Assumed working Bolle JEDEC
Glitched GAL20V8 U9 25-29288 Assumed working Bolle JEDEC
Undumped GAL22V10 U10 25-2906?
Glitched GAL20V8 U11 25-23705 Assumed working Bolle JEDEC
Glitched GAL20V8 U14 25-29288 Assumed working Bolle JEDEC
Glitched GAL22V10 U15 25-23903 Assumed working Bolle ZIP
Glitched GAL20V8 U16 25-24801 Assumed working Bolle JEDEC
Glitched GAL20V8 U17 25-24702 Assumed working Bolle JEDEC

Turbo 040 40MHz GAL-based early version[edit]

PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Undumped GAL22V10 U4 25-2939?
Glitched GAL20V8 U5 25-2911x Assumed working Bolle ZIP
Glitched GAL20V8 U6 25-2913x Assumed working Bolle ZIP
Glitched GAL20V8 U7 25-24115 Assumed working Bolle ZIP
Glitched GAL20V8 U8 25-2950? Assumed working Bolle ZIP
Glitched GAL20V8 U9 25-23804 Assumed working Bolle ZIP
Glitched GAL20V8 U10 25-24412 Assumed working Bolle ZIP
Glitched GAL20V8 U11 25-2912x Assumed working Bolle ZIP
Glitched GAL20V8 U14 25-2920x Assumed working Bolle ZIP
Glitched GAL22V10 U15 25-23903 Assumed working Bolle ZIP
Glitched GAL20V8 U16 25-24801 Assumed working Bolle ZIP
Glitched GAL20V8 U17 25-24702 Assumed working Bolle ZIP

Turbo 040 40MHz GAL-based latest version[edit]

PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Undumped GAL22V10 U4 25-29391
Glitched GAL20V8 U5 25-29110 Assumed working Bolle ZIP
Glitched GAL20V8 U6 25-2932x Assumed working Bolle ZIP
Glitched GAL20V8 U7 25-24115 Assumed working Bolle ZIP
Glitched GAL20V8 U8 25-29509 Assumed working Bolle ZIP
Glitched GAL20V8 U9 25-23804 Assumed working Bolle ZIP
Glitched GAL20V8 U10 25-24412 Assumed working Bolle ZIP
Glitched GAL20V8 U11 25-2912x Assumed working Bolle ZIP
Glitched GAL20V8 U14 25-29202 Assumed working Bolle ZIP
Glitched GAL22V10 U15 25-23903 Assumed working Bolle ZIP
Glitched GAL20V8 U16 25-24801 Assumed working Bolle ZIP
Glitched GAL20V8 U17 25-24702 Assumed working Bolle ZIP
Glitched GAL16V8 U38 25-29417 Assumed working Bolle ZIP

Turbo 040 Cache Daughterboard[edit]

PLD Information Credits Download View
Dump Method Target Device Location ID Status Creator(s) Tester(s) Files Pictures
Unlocked PAL16L8 U1 25-28205 Assumed working Bolle ZIP
Glitched GAL20V8 U2 25-2831x Assumed working Bolle ZIP
Glitched GAL20V8 U3 25-2843x Assumed working Bolle ZIP
Glitched GAL20V8 U4 25-2840x Assumed working Bolle ZIP