Difference between revisions of "Daystar Turbo 040 (Macintosh 68040 accelerator)"
From
(→PLD's) |
|||
| (8 intermediate revisions by 2 users not shown) | |||
| Line 3: | Line 3: | ||
File:Daystar_Turbo040_ASIC.jpg | File:Daystar_Turbo040_ASIC.jpg | ||
File:Turbo040_REV1_PLD.jpg | File:Turbo040_REV1_PLD.jpg | ||
File:Daystar_Turbo_040_40M_early.jpg | |||
File:Daystar_Turbo_040_40M_late.jpg | |||
File:Daystar_Turbo_cache_daughterboard.jpg | |||
</gallery> | </gallery> | ||
== PLD's == | == PLD's == | ||
=== Notes === | |||
There are a lot of different versions of the GAL-based boards. GALs with the same ID are interchangeable between board revisions.<br> | |||
IDs always seem to start with "25-". The next four digits are the actual ID.<br> | |||
The fifths digit and any extra letters/digits that follow only seem to indicate the set of GALs to be used for the specific board version.<br> | |||
From what I was able to verify content of the GALs is identical as long as the four ID digits are the same across board versions.<br> | |||
Chip speed is critical and has to match the original values. Faster chips don't work for all locations.<br> | |||
=== Turbo 040 ASIC === | === Turbo 040 ASIC === | ||
| Line 192: | Line 196: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 202: | Line 206: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_early_GAL_U6 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_early_GAL_U6.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 212: | Line 216: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 222: | Line 226: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 232: | Line 236: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 242: | Line 246: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 252: | Line 256: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 262: | Line 266: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 272: | Line 276: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 282: | Line 286: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 292: | Line 296: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17.zip ZIP] | ||
| | | | ||
|} | |} | ||
| Line 316: | Line 320: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 326: | Line 330: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U6 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U6.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 336: | Line 340: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 346: | Line 350: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 356: | Line 360: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 366: | Line 370: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 376: | Line 380: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 386: | Line 390: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 396: | Line 400: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 406: | Line 410: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 416: | Line 420: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17 | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17.zip ZIP] | ||
| | | | ||
|- | |- | ||
| Line 426: | Line 430: | ||
|[[Bolle]] | |[[Bolle]] | ||
| | | | ||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U38. | |[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U38.zip ZIP] | ||
| | |||
|} | |||
=== Turbo 040 Cache Daughterboard === | |||
{{PLD_ALL}} | |||
|- | |||
|Unlocked | |||
|[[PAL16L8]] | |||
|U1 | |||
|25-28205 | |||
|Assumed working | |||
|[[Bolle]] | |||
| | |||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u1.zip ZIP] | |||
| | |||
|- | |||
|Glitched | |||
|[[GAL20V8]] | |||
|U2 | |||
|25-2831x | |||
|Assumed working | |||
|[[Bolle]] | |||
| | |||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u2.zip ZIP] | |||
| | |||
|- | |||
|Glitched | |||
|[[GAL20V8]] | |||
|U3 | |||
|25-2843x | |||
|Assumed working | |||
|[[Bolle]] | |||
| | |||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u3.zip ZIP] | |||
| | |||
|- | |||
|Glitched | |||
|[[GAL20V8]] | |||
|U4 | |||
|25-2840x | |||
|Assumed working | |||
|[[Bolle]] | |||
| | |||
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u4.zip ZIP] | |||
| | | | ||
|} | |} | ||
[[Category:Computer]] | [[Category:Computer]] | ||
[[Category:Apple]] | |||
[[Category:Macintosh]] | |||
[[Category:Undumped]] | [[Category:Undumped]] | ||
Latest revision as of 18:52, 11 May 2024
PCB[edit]
PLD's[edit]
Notes[edit]
There are a lot of different versions of the GAL-based boards. GALs with the same ID are interchangeable between board revisions.
IDs always seem to start with "25-". The next four digits are the actual ID.
The fifths digit and any extra letters/digits that follow only seem to indicate the set of GALs to be used for the specific board version.
From what I was able to verify content of the GALs is identical as long as the four ID digits are the same across board versions.
Chip speed is critical and has to match the original values. Faster chips don't work for all locations.
Turbo 040 ASIC[edit]
| PLD Information | Credits | Download | View | |||||
|---|---|---|---|---|---|---|---|---|
| Dump Method | Target Device | Location | ID | Status | Creator(s) | Tester(s) | Files | Pictures |
| Unlocked | GAL20V8 | U10 | 25-29813 | Tested | Bolle | Bolle | JEDEC | |
| Unlocked | GAL20V8 | U12 | 25-29820 | Tested | Bolle | Bolle | JEDEC | |
| Unlocked | GAL16V8 | U23 | 25-29288 | Tested | Bolle | Bolle | JEDEC | |
Turbo 040 25MHz (early version)[edit]
| PLD Information | Credits | Download | View | |||||
|---|---|---|---|---|---|---|---|---|
| Dump Method | Target Device | Location | ID | Status | Creator(s) | Tester(s) | Files | Pictures |
| Undumped | GAL22V10 | U4 | 25-2915? | |||||
| Glitched | GAL20V8 | U5 | 25-23613 | Assumed working | Bolle | JEDEC | ||
| Glitched | GAL20V8 | U6 | 25-24009 | Assumed working | Bolle | JEDEC | ||
| Glitched | GAL20V8 | U7 | 25-24115 | Assumed working | Bolle | JEDEC | ||
| Glitched | GAL20V8 | U8 | 25-24511 | Assumed working | Bolle | JEDEC | ||
| Glitched | GAL20V8 | U9 | 25-29288 | Assumed working | Bolle | JEDEC | ||
| Undumped | GAL22V10 | U10 | 25-2906? | |||||
| Glitched | GAL20V8 | U11 | 25-23705 | Assumed working | Bolle | JEDEC | ||
| Glitched | GAL20V8 | U14 | 25-29288 | Assumed working | Bolle | JEDEC | ||
| Glitched | GAL22V10 | U15 | 25-23903 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U16 | 25-24801 | Assumed working | Bolle | JEDEC | ||
| Glitched | GAL20V8 | U17 | 25-24702 | Assumed working | Bolle | JEDEC | ||
Turbo 040 40MHz GAL-based early version[edit]
| PLD Information | Credits | Download | View | |||||
|---|---|---|---|---|---|---|---|---|
| Dump Method | Target Device | Location | ID | Status | Creator(s) | Tester(s) | Files | Pictures |
| Undumped | GAL22V10 | U4 | 25-2939? | |||||
| Glitched | GAL20V8 | U5 | 25-2911x | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U6 | 25-2913x | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U7 | 25-24115 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U8 | 25-2950? | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U9 | 25-23804 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U10 | 25-24412 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U11 | 25-2912x | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U14 | 25-2920x | Assumed working | Bolle | ZIP | ||
| Glitched | GAL22V10 | U15 | 25-23903 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U16 | 25-24801 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U17 | 25-24702 | Assumed working | Bolle | ZIP | ||
Turbo 040 40MHz GAL-based latest version[edit]
| PLD Information | Credits | Download | View | |||||
|---|---|---|---|---|---|---|---|---|
| Dump Method | Target Device | Location | ID | Status | Creator(s) | Tester(s) | Files | Pictures |
| Undumped | GAL22V10 | U4 | 25-29391 | |||||
| Glitched | GAL20V8 | U5 | 25-29110 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U6 | 25-2932x | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U7 | 25-24115 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U8 | 25-29509 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U9 | 25-23804 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U10 | 25-24412 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U11 | 25-2912x | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U14 | 25-29202 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL22V10 | U15 | 25-23903 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U16 | 25-24801 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U17 | 25-24702 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL16V8 | U38 | 25-29417 | Assumed working | Bolle | ZIP | ||
Turbo 040 Cache Daughterboard[edit]
| PLD Information | Credits | Download | View | |||||
|---|---|---|---|---|---|---|---|---|
| Dump Method | Target Device | Location | ID | Status | Creator(s) | Tester(s) | Files | Pictures |
| Unlocked | PAL16L8 | U1 | 25-28205 | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U2 | 25-2831x | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U3 | 25-2843x | Assumed working | Bolle | ZIP | ||
| Glitched | GAL20V8 | U4 | 25-2840x | Assumed working | Bolle | ZIP | ||
