Difference between revisions of "Amstrad 6128"
From
(→Notes) |
(→Notes) |
||
Line 23: | Line 23: | ||
</pre> | </pre> | ||
[[Category:Computer]] | |||
[[Category:Amstrad]] | [[Category:Amstrad]] |
Revision as of 10:53, 24 July 2022
PLD
PLD Information | Credits | Download | View | |||||
---|---|---|---|---|---|---|---|---|
Dump Method | Target Device | Location | ID | Status | Creator(s) | Tester(s) | Files | Pictures |
Recreated | GAL16V8 | IC118 | 40031 | Tested | Porchy, Arnoldemu | Porchy, Bryce | ZIP |
Schematic
Notes
Manually recreated by Porchy using logic analyser. This chip makes heavy use of latches in order to implement memory bank switching.