Applied Engineering QuadraLink: Difference between revisions
From PLD Archive
More actions
Created page with "== PCB == <gallery> File:AppliedEngineeringQuadraLink.jpg </gallery> == PLD == {{PLD_ALL}} |- |Glitched |GAL16V8 |U1 |QL1A.I |Tested |Bolle |Bolle |[https://wiki.pldarchive.co.uk/pals/Applied_Engineering_Quadralink_U1.jed JED] | |- |Glitched |GAL16V8 |U2 |QL2A.I |Tested |Bolle |Bolle |[https://wiki.pldarchive.co.uk/pals/Applied_Engineering_Quadralink_U2.jed JED] | |} == Credits == *PCB picture from Bolle Category:Computer Ca..." |
|||
| Line 16: | Line 16: | ||
|[[Bolle]] | |[[Bolle]] | ||
|[[Bolle]] | |[[Bolle]] | ||
| | |{{PLD|Applied_Engineering_Quadralink_U1.zip | ||
| | | | ||
|- | |- | ||
| Line 26: | Line 26: | ||
|[[Bolle]] | |[[Bolle]] | ||
|[[Bolle]] | |[[Bolle]] | ||
| | |{{PLD|Applied_Engineering_Quadralink_U2.zip}} | ||
| | | | ||
|} | |} | ||
