(→PLD) |
(→PLD) |
||
| Line 18: | Line 18: | ||
| | | | ||
|} | |} | ||
== Credits == | |||
*PCB pictures from [[Corrado Tomaselli]] | |||
== Repair Logs == | == Repair Logs == | ||
Revision as of 18:45, 28 October 2023
PCB
PLD
| PLD Information | Credits | Download | View | |||||
|---|---|---|---|---|---|---|---|---|
| Dump Method | Target Device | Location | ID | Status | Creator(s) | Tester(s) | Files | Pictures |
| Bruteforced | GAL16V8 | B6 (lower PCB) | K8207 | Tested | Caius | Caius | JEDEC | |
Credits
- PCB pictures from Corrado Tomaselli