Toggle search
Toggle menu
Toggle personal menu
Not logged in
Your IP address will be publicly visible if you make any edits.

Editing Daystar Turbo 040 (Macintosh 68040 accelerator)

From
More actions
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then publish the changes below to finish undoing the edit.

Latest revision Your text
Line 3: Line 3:
File:Daystar_Turbo040_ASIC.jpg
File:Daystar_Turbo040_ASIC.jpg
File:Turbo040_REV1_PLD.jpg
File:Turbo040_REV1_PLD.jpg
File:Daystar_Turbo_040_40M_early.jpg
File:Daystar_Turbo_040_40M_late.jpg
File:Daystar_Turbo_cache_daughterboard.jpg
</gallery>
</gallery>


== PLD's ==
== PLD's ==
 
=== Turbo 040 Rev 4 & Rev 5 (ASIC) ===
=== Notes ===
 
There are a lot of different versions of the GAL-based boards. GALs with the same ID are interchangeable between board revisions.<br>
IDs always seem to start with "25-". The next four digits are the actual ID.<br>
The fifths digit and any extra letters/digits that follow only seem to indicate the set of GALs to be used for the specific board version.<br>
From what I was able to verify content of the GALs is identical as long as the four ID digits are the same across board versions.<br>
Chip speed is critical and has to match the original values. Faster chips don't work for all locations.<br>
 
=== Turbo 040 ASIC ===
{{PLD_ALL}}
{{PLD_ALL}}
|-
|-
Line 52: Line 41:
|}
|}


=== Turbo 040 25MHz (early version) ===
=== Turbo 040 Rev 1 (PLD only) ===
{{PLD_ALL}}
{{PLD_ALL}}
|-
|-
Line 65: Line 54:
|
|
|-
|-
|Glitched
|Unlocked
|[[GAL20V8]]
|[[GAL20V8]]
|U5
|U5
Line 75: Line 64:
|
|
|-
|-
|Glitched
|Unlocked
|[[GAL20V8]]
|[[GAL20V8]]
|U6
|U6
Line 85: Line 74:
|
|
|-
|-
|Glitched
|Unlocked
|[[GAL20V8]]
|[[GAL20V8]]
|U7
|U7
Line 95: Line 84:
|
|
|-
|-
|Glitched
|Unlocked
|[[GAL20V8]]
|[[GAL20V8]]
|U8
|U8
Line 105: Line 94:
|
|
|-
|-
|Glitched
|Unlocked
|[[GAL20V8]]
|[[GAL20V8]]
|U9
|U9
Line 125: Line 114:
|
|
|-
|-
|Glitched
|Unlocked
|[[GAL20V8]]
|[[GAL20V8]]
|U11
|U11
Line 135: Line 124:
|
|
|-
|-
|Glitched
|Unlocked
|[[GAL20V8]]
|[[GAL20V8]]
|U14
|U14
Line 144: Line 133:
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U14.jed JEDEC]
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U14.jed JEDEC]
|
|
|-
|Glitched
|[[GAL22V10]]
|U15
|25-23903
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.jed.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U16
|25-24801
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U16.jed JEDEC]
|
|-
|Glitched
|[[GAL20V8]]
|U17
|25-24702
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U17.jed JEDEC]
|
|}
=== Turbo 040 40MHz GAL-based early version ===
{{PLD_ALL}}
|-
|-
|Undumped
|Undumped
|[[GAL22V10]]
|U4
|25-2939?
|
|
|
|
|
|-
|Glitched
|[[GAL20V8]]
|U5
|25-2911x
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U6
|25-2913x
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_early_GAL_U6.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U7
|25-24115
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U8
|25-2950?
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U9
|25-23804
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U10
|25-24412
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U11
|25-2912x
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U14
|25-2920x
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14.zip ZIP]
|
|-
|Glitched
|[[GAL22V10]]
|[[GAL22V10]]
|U15
|U15
|25-23903
|25-23903
|Assumed working
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.zip ZIP]
|
|
|-
|Glitched
|[[GAL20V8]]
|U16
|25-24801
|Assumed working
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16.zip ZIP]
|
|
|-
|Glitched
|[[GAL20V8]]
|U17
|25-24702
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17.zip ZIP]
|
|
|}
=== Turbo 040 40MHz GAL-based latest version ===
{{PLD_ALL}}
|-
|-
|Undumped
|Unlocked
|[[GAL22V10]]
|U4
|25-29391
|
|
|
|
|
|-
|Glitched
|[[GAL20V8]]
|U5
|25-29110
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U5.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U6
|25-2932x
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U6.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U7
|25-24115
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U7.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U8
|25-29509
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U8.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U9
|25-23804
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U9.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U10
|25-24412
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U10.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U11
|25-2912x
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U11.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U14
|25-29202
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U14.zip ZIP]
|
|-
|Glitched
|[[GAL22V10]]
|U15
|25-23903
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U15.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|[[GAL20V8]]
|U16
|U16
Line 410: Line 151:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U16.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U16.jed JEDEC]
|
|
|-
|-
|Glitched
|Unlocked
|[[GAL20V8]]
|[[GAL20V8]]
|U17
|U17
Line 420: Line 161:
|[[Bolle]]
|[[Bolle]]
|
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U17.zip ZIP]
|[https://wiki.pldarchive.co.uk/pals/Daystar_Turbo040_REV1_U17.jed JEDEC]
|
|-
|Glitched
|[[GAL16V8]]
|U38
|25-29417
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_40M_latest_GAL_U38.zip ZIP]
|
|}
 
=== Turbo 040 Cache Daughterboard ===
{{PLD_ALL}}
|-
|Unlocked
|[[PAL16L8]]
|U1
|25-28205
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u1.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U2
|25-2831x
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u2.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U3
|25-2843x
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u3.zip ZIP]
|
|-
|Glitched
|[[GAL20V8]]
|U4
|25-2840x
|Assumed working
|[[Bolle]]
|
|[https://wiki.pldarchive.co.uk/pals/Turbo040_cache_u4.zip ZIP]
|
|
|}
|}


[[Category:Computer]]
[[Category:Computer]]
[[Category:Apple]]
[[Category:Macintosh]]
[[Category:Undumped]]
[[Category:Undumped]]
Please note that all contributions to may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see Copyrights for details). Do not submit copyrighted work without permission!
Cancel Editing help (opens in new window)

Template used on this page:

Retrieved from "https://wiki.pldarchive.co.uk/index.php?title=Daystar_Turbo_040_(Macintosh_68040_accelerator)"