

## PAL20L8A, PAL20R4A, PAL20R6A, PAL20R8A STANDARD HIGH SPEED PAL® CIRCUITS

D2706, DECEMBER 1982—REVISED JANUARY 1985

- Standard High Speed (25 ns) PAL Family
- Choice of Operating Speeds  
HIGH SPEED, A devices . . . 30 MHz  
HALF POWER, A-2 devices . . . 18 MHz
- Choice of Input/Output Configuration
- Preload Capability on Output Registers
- DIP Options Include Both 300-mil Plastic and 600-mil Ceramic

DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORTS
'PAL20L8A	14	2	0	6
'PAL20R4A	12	0	4 (3-state buffers)	4
'PAL20R6A	12	0	6 (3-state buffers)	2
'PAL20R8A	12	0	8 (3-state buffers)	0

### description

These programmable array logic devices feature high speed and a choice of either standard or half-power speeds. They combine Advanced Low-Power Schottky† technology with proven titanium-tungsten fuses. These devices will provide reliable, high performance substitutes over conventional TTL logic. Their easy programmability allows for quick design of "custom" functions and typically result in a more compact circuit board. In addition, chip carriers are also available for further reduction in board space.

The Half-Power versions offer a choice of operating frequency, switching speeds, and power dissipation. In many cases, these Half-Power devices can result in significant power reduction from an overall system level.


In addition, extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The PAL20' series is characterized for operation over the full military temperature range of -55°C to 125°C. The commercial range is characterized from 0°C to 70°C.


PAL is a registered trademark of Monolithic Memories Inc.

†Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments, U.S. Patent Number 3,463,975.

PAL20L8'  
M SUFFIX . . . JW PACKAGE  
C SUFFIX . . . JW OR NT PACKAGE



PAL20L8'  
M SUFFIX . . . FH OR FK PACKAGE  
C SUFFIX . . . FN PACKAGE



DIP pin assignments in operating mode (voltages at pins 1 and 13 less than  $V_{IH}$ ). PLCC pin assignments in operating mode (voltages at pins 2 and 16 less than  $V_{IH}$ ).

3

Field-Programmable Logic

#### PRODUCT PREVIEW

This document contains information on a product under development. Texas Instruments reserves the right to change or discontinue this product without notice.




POST OFFICE BOX 225012 • DALLAS, TEXAS 75265


Copyright © 1985, Texas Instruments Incorporated

**PAL20R4A, PAL20R6A, PAL20R8A  
STANDARD HIGH SPEED PAL CIRCUITS**


**PAL20R4'**  
M SUFFIX . . . JW PACKAGE  
C SUFFIX . . . JW OR NT PACKAGE




**PAL20R4'**  
M SUFFIX . . . FH OR FK PACKAGE  
C SUFFIX . . . FN PACKAGE




**PAL20R6'**  
M SUFFIX . . . JW PACKAGE  
C SUFFIX . . . JW OR NT PACKAGE




**PAL20R6'**  
M SUFFIX . . . FH OR FK PACKAGE  
C SUFFIX . . . FN PACKAGE



**PAL20R8'**  
M SUFFIX . . . JW PACKAGE  
C SUFFIX . . . JW OR NT PACKAGE



**PAL20R8'**  
M SUFFIX . . . FH OR FK PACKAGE  
C SUFFIX . . . FN PACKAGE





DIP pin assignments in operating mode (voltages at pins 1 and 13 less than  $V_{IH}$ )  
PLCC pin assignments in operating mode (voltages at pins 2 and 16 less than  $V_{IH}$ )

**Field-Programmable Logic**

**PAL20L8A, PAL2OR4A  
STANDARD HIGH SPEED PAL CIRCUITS**

functional block diagrams (positive logic)





**3**

Field-Programmable Logic


**PAL20R6A, PAL20R8A  
STANDARD HIGH SPEED PAL CIRCUITS**

functional block diagrams (positive logic)



Field-Programmable Logic

**PAL20L8A**  
**STANDARD HIGH SPEED PAL CIRCUITS**




**3**

Field-Programmable Logic


**PAL20R4A**  
**STANDARD HIGH SPEED PAL CIRCUITS**

**3**

Field-Programmable Logic




**PAL206A**  
**STANDARD HIGH SPEED PAL CIRCUITS**



**3**

Field-Programmable Logic

**PAL20R8A**  
**STANDARD HIGH SPEED PAL CIRCUITS**



**3**

Field-Programmable Logic





**PAL2018A, PAL20R4A, PAL20R6A, PAL20R8A**  
**STANDARD HIGH SPEED PAL CIRCUITS**

**recommended operating conditions**

		M SUFFIX			C SUFFIX			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>clock</sub>	Clock frequency	0		20	0		30	MHz
t <sub>w</sub>	Pulse duration, clock	High			15			ns
		Low			15			ns
t <sub>su</sub>	Setup time, input or feedback before OUTCLK†	30			25			ns
t <sub>h</sub>	Hold time, input or feedback after OUTCLK†	0			0			ns

**electrical characteristics over recommended free-air operating temperature range**

PARAMETER	TEST CONDITIONS†	M SUFFIX			C SUFFIX			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA	-1.5			-1.5			V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	2.4	3.2		2.4	3.3		V
V <sub>OL</sub>	V <sub>CC</sub> = MIN, I <sub>OL</sub> = MAX	0.25	0.4		0.35	0.5		V
I <sub>OZH</sub>	Q, Q outputs	20			20			μA
	I/O ports	100			100			
I <sub>OZL</sub>	Q, Q outputs	-20			-20			μA
	I/O ports	-250			-250			
I <sub>I</sub>	OE Input	0.2			0.2			mA
	All others	0.1			0.1			
I <sub>IH</sub>	OE Input	40			40			μA
	All others	20			20			
I <sub>IL</sub>	OE Input	-0.4			-0.4			mA
	All others	-0.2			-0.2			
I <sub>O</sub> §	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.25 V	-30	-125		-30	-125		mA
I <sub>CC</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0 V, Outputs open, OE at V <sub>IH</sub>	150	210		150	210		mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit current, I<sub>OS</sub>.

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	FROM	TO	TEST CONDITIONS	M SUFFIX			C SUFFIX			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
f <sub>max</sub>				20			30			MHz
t <sub>pd</sub>	I, I/O	O, I/O	R <sub>L</sub> = 500 Ω, C <sub>L</sub> = 50 pF See Note 2	15	30		15	25		ns
t <sub>pd</sub>	OUTCLK†	Q		10	20		10	15		ns
t <sub>en</sub>	OE	Q		10	25		10	20		ns
t <sub>dis</sub>	OE†	Q		11	25		11	20		ns
t <sub>en</sub>	I, I/O	O, I/O		14	30		14	25		ns
t <sub>dis</sub>	I, I/O	O, I/O		12	30		12	25		ns

‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

**3** Field-Programmable Logic

**PAL20L8A-2, PAL20R4A-2, PAL20R6A-2, PAL20R8A-2  
STANDARD HIGH SPEED HALF-POWER PAL CIRCUITS**

**recommended operating conditions**

		M SUFFIX			C SUFFIX			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>clock</sub>	Clock frequency	0		18	0		18	MHz
t <sub>w</sub>	Pulse duration, clock	High						ns
		Low						ns
t <sub>su</sub>	Setup time, input or feedback before OUTCLK†							ns
t <sub>h</sub>	Hold time, input or feedback after OUTCLK†							ns

**electrical characteristics over recommended free-air operating temperature range**

PARAMETER	TEST CONDITIONS†	M SUFFIX			C SUFFIX			UNIT	
		MIN	TYP‡	MAX	MIN	TYP‡	MAX		
V <sub>IK</sub>	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.5			-1.5	V	
V <sub>OH</sub>	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	2.4	3.2		2.4	3.3		V	
V <sub>OL</sub>	V <sub>CC</sub> = MIN, I <sub>OL</sub> = MAX			0.25	0.4		0.35	0.5	V
I <sub>OZH</sub>	O, Q outputs	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2.7 V			20			μA	
	I/O ports	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2.7 V			100				
I <sub>OZL</sub>	O, Q outputs	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 0.4 V			-20			μA	
	I/O ports	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 0.4 V			-250				
I <sub>I</sub>	OE Input	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			0.2			mA	
	All others	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			0.1				
I <sub>IH</sub>	OE Input	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V			40			μA	
	All others	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V			20				
I <sub>IL</sub>	OE Input	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-0.4			mA	
	All others	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-0.2				
I <sub>O</sub> ‡	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.25 V	-30		-125	-30		-125	mA	
I <sub>CC</sub>	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0 V, Outputs open, OE at V <sub>IH</sub>		75	100		75	100	mA	

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit current, I<sub>OS</sub>.

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	FROM	TO	TEST CONDITIONS	M SUFFIX			C SUFFIX			UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
f <sub>max</sub>			R <sub>L</sub> = 500 Ω, C <sub>L</sub> = 50 pF, See Note 2	18			18			MHz
t <sub>pd</sub>	I, I/O	O, I/O		25			25			ns
t <sub>pd</sub>	OUTCLK†	Q		20			20			ns
t <sub>en</sub>	OE	Q		15			15			ns
t <sub>dis</sub>	OE†	Q		12			12			ns
t <sub>en</sub>	I, I/O	O, I/O		25			25			ns
t <sub>dis</sub>	I, I/O	O, I/O		20			20			ns

‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

**3**

Field-Programmable Logic

**PRODUCT PREVIEW**


This page contains information on a product under development. Texas Instruments reserves the right to change or discontinue this product without notice.




POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

**PAL20L8A, PAL20R4A, PAL20R6A, PAL20R8A**  
STANDARD HIGH SPEED PAL CIRCUITS

**PRODUCT TERMS 0 THRU 31**  
(TOP VIEW)



**PRODUCT TERMS 32 THRU 63**  
(TOP VIEW)



<sup>†</sup>Pins 14 and 23 have no programming function. Make no connection.  
Pin assignments in programming mode (PGM ENABLE at  $V_{IH}$ )

**TABLE 1. INPUT LINE SELECT**

INPUT LINE NUMBER	PIN NAME											L/R
	PI9	PI8	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PIO	L/R	
0	HH	HH	HH	HH	HH	HH	HH	HH	HH	L	Z	
1	HH	HH	HH	HH	HH	HH	HH	HH	HH	H	Z	
2	HH	HH	HH	HH	HH	HH	HH	HH	HH	L	HH	
3	HH	HH	HH	HH	HH	HH	HH	HH	HH	H	HH	
4	HH	HH	HH	HH	HH	HH	HH	HH	L	HH	Z	
5	HH	HH	HH	HH	HH	HH	HH	HH	H	HH	Z	
6	HH	HH	HH	HH	HH	HH	HH	HH	L	HH	HH	
7	HH	HH	HH	HH	HH	HH	HH	HH	H	HH	HH	
8	HH	HH	HH	HH	HH	HH	HH	L	HH	HH	Z	
9	HH	HH	HH	HH	HH	HH	HH	H	HH	HH	Z	
10	HH	HH	HH	HH	HH	HH	HH	L	HH	HH	HH	
11	HH	HH	HH	HH	HH	HH	HH	H	HH	HH	HH	
12	HH	HH	HH	HH	HH	L	HH	HH	HH	Z		
13	HH	HH	HH	HH	HH	H	HH	HH	HH	Z		
14	HH	HH	HH	HH	HH	L	HH	HH	HH	HH		
15	HH	HH	HH	HH	HH	H	HH	HH	HH	HH		
16	HH	HH	HH	HH	L	HH	HH	HH	HH	Z		
17	HH	HH	HH	HH	H	HH	HH	HH	HH	Z		
18	HH	HH	HH	HH	L	HH	HH	HH	HH	HH		
19	HH	HH	HH	HH	H	HH	HH	HH	HH	HH		
20	HH	HH	HH	HH	L	HH	HH	HH	HH	Z		
21	HH	HH	HH	HH	H	HH	HH	HH	HH	Z		
22	HH	HH	HH	HH	L	HH	HH	HH	HH	HH		
23	HH	HH	HH	HH	H	HH	HH	HH	HH	HH		
24	HH	HH	HH	L	HH	HH	HH	HH	HH	Z		
25	HH	HH	HH	H	HH	HH	HH	HH	HH	Z		
26	HH	HH	HH	L	HH	HH	HH	HH	HH	HH		
27	HH	HH	HH	H	HH	HH	HH	HH	HH	HH		
28	HH	HH	L	HH	HH	HH	HH	HH	HH	Z		
29	HH	HH	H	HH	HH	HH	HH	HH	HH	Z		
30	HH	HH	L	HH	HH	HH	HH	HH	HH	HH		
31	HH	HH	H	HH	HH	HH	HH	HH	HH	HH		
32	HH	L	HH	HH	HH	HH	HH	HH	HH	Z		
33	HH	H	HH	HH	HH	HH	HH	HH	HH	Z		
34	HH	L	HH	HH	HH	HH	HH	HH	HH	HH		
35	HH	H	HH	HH	HH	HH	HH	HH	HH	HH		
36	L	HH	HH	HH	HH	HH	HH	HH	HH	Z		
37	H	HH	HH	HH	HH	HH	HH	HH	HH	Z		
38	L	HH	HH	HH	HH	HH	HH	HH	HH	HH		
39	H	HH	HH	HH	HH	HH	HH	HH	HH	HH		

**TABLE 2. PRODUCT LINE SELECT**

PRODUCT LINE NUMBER	PIN NAME							
	PO0	PO1	PO2	PO3	PA2	PA1	PA0	
0,32	Z	Z	Z	HH	Z	Z	Z	
1,33	Z	Z	Z	HH	Z	Z	HH	
2,34	Z	Z	Z	HH	Z	HH	Z	
3,35	Z	Z	Z	HH	Z	HH	HH	
4,36	Z	Z	Z	HH	HH	Z	Z	
5,37	Z	Z	Z	HH	HH	Z	HH	
6,38	Z	Z	Z	HH	HH	HH	Z	
7,39	Z	Z	Z	HH	HH	HH	HH	
8,40	Z	Z	HH	Z	Z	Z	Z	
9,41	Z	Z	HH	Z	Z	Z	HH	
10,42	Z	Z	HH	Z	Z	HH	Z	
11,43	Z	Z	HH	Z	Z	HH	HH	
12,44	Z	Z	HH	Z	HH	Z	Z	
13,45	Z	Z	HH	Z	HH	Z	HH	
14,46	Z	Z	HH	Z	HH	HH	Z	
15,47	Z	Z	HH	Z	HH	HH	HH	
16,48	Z	HH	Z	Z	Z	Z	Z	
17,49	Z	HH	Z	Z	Z	Z	HH	
18,50	Z	HH	Z	Z	Z	HH	Z	
19,51	Z	HH	Z	Z	Z	HH	HH	
20,52	Z	HH	Z	Z	HH	Z	Z	
21,53	Z	HH	Z	Z	HH	Z	HH	
22,54	Z	HH	Z	Z	HH	HH	Z	
23,55	Z	HH	Z	Z	HH	HH	HH	
24,56	HH	Z	Z	Z	Z	Z	Z	
25,57	HH	Z	Z	Z	Z	Z	HH	
26,58	HH	Z	Z	Z	Z	HH	Z	
27,59	HH	Z	Z	Z	Z	HH	HH	
28,60	HH	Z	Z	Z	HH	Z	Z	
29,61	HH	Z	Z	Z	HH	Z	HH	
30,62	HH	Z	Z	Z	HH	HH	Z	
31,63	HH	Z	Z	Z	HH	HH	HH	

L =  $V_{IL}$ , H =  $V_{IH}$ , HH =  $V_{IHH}$ , Z = high impedance (e.g., 10 k $\Omega$  to 5 V)

**3**

Field-Programmable Logic

**PAL20L8A, PAL20R4A, PAL20R6A, PAL20R8A  
STANDARD HIGH SPEED PAL CIRCUITS**


**programming procedure for array fuses**

Array fuses are programmed using a linear select method. Each fuse can be opened by selecting the appropriate (one of 40) input line and then pulsing the correct (one of 64) product line. The levels for selecting input lines and product lines are shown in Tables 1 and 2.

- Step 1 Raise PGM ENABLE to  $V_{IH}$ .
- Step 2 Select an input line by applying appropriate levels to L/R and PI pins.
- Step 3 Begin selection of the output line with appropriate conditions on PA pins.
- Step 4 Raise  $V_{CC}$  to  $V_{IH}$ .
- Step 5 Blow the fuse by pulsing the appropriate PO pin to  $V_{IH}$  as shown in Table 2 for the product line.
- Step 6 Return  $V_{CC}$  to 5 volts and pulse PGM Verify. The PO pin selected in Step 5 will be less than  $V_{OL}$  if the fuse is open.


Steps 1 through 6 may be repeated if the verification does not indicate that the fuse was successfully programmed (blown), but no more than four times. Verification is possible only with the verify-protect fuse intact.

**programming waveforms**




- ① A high level during the verify interval indicates that programming has not been successful.
- ② A low level during the verify interval indicates that programming has been successful.

**security fuse programming**



**PAL20L8A, PAL20R4A, PAL20R6A, PAL20R8A  
STANDARD HIGH SPEED PAL CIRCUITS**

**PRELOAD PROCEDURES**



**FIGURE 1. PRELOAD WAVEFORMS**

**preload procedure for registered outputs**

- Step 1 Pin 13 to V<sub>IH</sub>, Pin 1 to V<sub>IL</sub>, and V<sub>CC</sub> to 5 volts.
- Step 2 Pin 14 to V<sub>IHH</sub> for 10 to 50 microseconds.
- Step 3 Apply V<sub>IL</sub> for a low and V<sub>IH</sub> for a high at the Q outputs.
- Step 4 Pin 14 to V<sub>IL</sub>.
- Step 5 Remove the voltages applied to the outputs.
- Step 6 Pin 13 to V<sub>IL</sub>.
- Step 7 Check the output states to verify preload.

**3**

Field-Programmable Logic