Signetics

Document No.	853-0863							
ECN No.	97886							
Date of Issue	October 16, 1989							
Status	Product Specification							
Programmable	Logic Devices							

PLHS18P8A/B PAL®-Type Devices

DESCRIPTION

The PLHS18P8A and the PLHS18P8B are two-level logic elements consisting of 72 AND gates and 8 OR gates with fusible connections for programming I/O polarity and direction.

All AND gates are linked to 10 inputs (I) and 8 bidirectional I/O lines (B). These yield variable I/O gate configurations via 8 direction control gates, ranging from 18 inputs to 8 outputs.

On-chip T/C buffers couple either True (I, B) or Complement (I, B) input polarities to all AND gates. The 72 AND gates are separated into 8 groups of 9 each. Each group of 9 is associated with one bidirectional pin. In each group, eight of the AND terms are ORed together, while the ninth is used to establish I/O direction. All outputs are individually programmable via an Ex-OR gate to allow implementation of AND/OR or NAND/NOR logic functions.

In the virgin state, the AND array fuses are back-to-back CB-EB diode pairs which will act as open connections. Current is avalanched across individual diode pairs during fusing, which essentially short circuits the EB diode and provides the connection for the associated product term.


The PLHS18P8A/B is field-programmable, allowing the user to quickly generate custom patterns using standard programming equipment.

Order codes are listed in the Ordering Information Table.

FEATURES

- "A" version 100% functionally compatible with AmPAL18P8A and all 16L8, 16P8, 16H8, 16L2, 16H2, 14L4, 14H4, 12L6, 12H6, 10L8, 10H8, 16LD8 and 16HD8 "A" speed PAL-type products
- "B" version 100% functionally compatible with AmPAL18P8B and all 16L8, 16P8, 16H8, 16L2, 16H2, 14L4, 14H4, 12L6, 12H6, 10L8, 10H8, 16LD8 and 16HD8 "B" speed PAL-type products
- Field-programmable
- 10 inputs
- 8 bidirectional I/O lines
- 72 AND gates/product terms
- configured into eight groups of nine
- Programmable output polarity (3-State output)
- I/O propagation delay:
- PLHS18P8A: 20ns (max)
- PLHS18P8B: 15ns (max)
- Power dissipation: 500mW (typ)
- TTL compatible
- Security fuse

PIN CONFIGURATIONS



APPLICATIONS

- 100% functional replacement for all 20-pin combinatorial PAL devices
- Random logic
- Code converters
- Fault detectors
- Function generators
- Address mapping
- Multiplexing

®PAL is a registered trademark of Monolithic Memories, Inc., a wholly owned subsidiary of Advanced Micro Devices, Inc.


Philips Components






PLHS18P8A/B

FPLA LOGIC DIAGRAM



PLHS18P8A/B

FUNCTIONAL DIAGRAM



ORDERING INFORMATION

DESCRIPTION	ORDER CODE
20-Pin Plastic Dual In-Line (300mil-wide)	PLHS18P8AN, PLHS18P8BN
20-Pin Plastic Leaded Chip Carrier	PLHS18P8AA, PLHS18P8BA

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATINGS	UNIT
V _{CC}	Supply voltage	-0.5 to +7	V _{DC}
V _{IN}	input voltage	-0.5 to +5.5	V _{DC}
V _{OUT}	Output voltage	-0.5 to V _{CC} Max	V _{DC}
V _{OUTPRG}	Output voltage (programming)	+21	V _{DC}
I _{IN}	Input current	-30 to +5	mA
lout	Output current	+100	mA
IOUTPRG	Output current (programming)	+170	mA
T _A	Operating temperature range	0 to +75	°C
T _{STG}	Storage temperature range	-65 to +150	°C

THERMAL RATINGS

TEMPERATUR	lE .
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	imum ambient 75°C wable thermal rise

<sup>NOTES:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification of the device is not implied.</sup>

PLHS18P8A/B

DC ELECTRICAL CHARACTERISTICS 0°C \leq T_A \leq +75°C, 4.75 \leq V_{CC} \leq 5.25V

			LIMITS											
SYMBOL	PARAMETER	TEST CONDITIONS	P	LHS18P8	BA	P	В	UNIT						
			Min	Typ ¹	Max	Min	Typ1	Max	1					
Input volt	age ²													
V _{IL}	Low	V _{CC} = MIN			+0.8			+0.8	٧					
V _{IH}	High	V _{CC} = MAX	+2.0			+2.0			٧					
V _{IC}	Clamp	V _{CC} = MIN, I _{IN} = -18mA		-0.9	-1.2		-0.9	-1.2	٧					
Output vo	Itage													
		V _{CC} = MIN, V _{IN} = V _{IH} or V _{IL}												
Vol	Low	I _{OL} = +24mA			+0.50			+0.50	٧					
V_{OH}	High	I _{OH} = -3.2mA	+2.4	+3.5		+2.4	+3.5		٧					
Input curr	ent													
		V _{CC} = MAX												
I _{IL}	Low	$V_{IN} = +0.40V$		-20	-100		-20	-100	μА					
I _{IH}	High	$V_{IN} = +2.7V$			+25			+25	μΑ					
11	High	V _{IN} = +5.5V			+1.0			+1.0	mA					
Output cu	rrent		<u> </u>		***************************************									
		V _{CC} = MAX, V _{IL} = 0.8V, V _{IH} = 2.0V												
lozh	Output leakage	V _{OUT} = +2.7V			+100		Ì	+100	μΑ					
lozL	Output leakage	V _{OUT} = +0.40V			-250			-250	μΑ					
los	Short circuit 3	V _{OUT} = +0.5V	-25	-60	-90	-30	60	-90	mA					
Icc	V _{CC} current	V _{CC} = MAX, All inputs = GND		100	155		100	155	mA					
Capacitan	ce ⁴		L			L		A	<u> </u>					
The same of the street of the		V _{CC} = +5V												
CIN	Input	V _{IN} = 2.0V @ f = 1MHz		6			6		pF					
C _{OUT}	1/0	V _{OUT} = 2.0V @ f = 1MHz		9		ł	9		pF					

NOTES:

Typical limits are at V_{CC} = 5.0V and T_A = +25°C.
 These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
 Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5V has been chosen to avoid-test problems caused by tester ground degradation.
 These parameters are not 100% tested, but are periodically sampled.

PLHS18P8A/B

AC ELECTRICAL CHARACTERISTICS 0°C \leq T $_{A} \leq$ +75°C, 4.75 \leq V $_{CC} \leq$ 5.25V, R $_{1}$ = 200 Ω , R $_{2}$ = 390 Ω

for the first of t							LIM	ITS			
SYMBOL	PARAMETER	FROM	то	TEST	PL	HS18P	8 A	Pl	HS18P	8B	UNIT
				CONDITIONS	Min	Тур	Max	Min	Тур	Max	
t _{PD}	Propagation delay	Output ±	Input ±	C _L = 50pF		14	20		12	15	ns
t _{EA}	Output enable	Output –	Input ±	C _L = 50pF		14	20		12	15	ns
t _{ER}	Output disable	Output +	Input ±	C _L = 5pF		14	20		12	15	ns

NOTES:

- NOTES:
 Typical limits are at V_{CC} = 5.0V and T_A = +25°C.
 tp_D is tested with switch S₁ closed and C_L = 50pF.
 For 3-State output; output enable times are tested with C_L = 50pF to the 1.5V level, and S₁ is open for high-impedance to High tests and closed for high-impedance to Low tests. Output disable times are tested with C_L = 5pF. High-to-High impedance tests are made to an output voltage of V_{OH} = -0.5V with S₁ open, and Low-to-High impedance tests are made to the V_{OL} = +0.5V level with S₁ closed.

VIRGIN STATE

A factory shipped virgin device contains all fusible links open, such that:


1. All outputs are at "H" polarity.

- 2. All outputs are enabled.
- 3. All p-terms are enabled.

TIMING DEFINITIONS


SYMBOL	PARAMETER
t _{PD}	Input to output propagation delay.
t _{ER}	Input to output disable (3-State) delay (Output Disable).
t _{EA}	Input to Output Enable delay (Output Enable).

TIMING DIAGRAM




PLHS18P8A/B

AC TEST LOAD CIRCUIT



VOLTAGE WAVEFORMS




LOGIC PROGRAMMING

PLHS18P8A/B logic designs can be generated using Signetics' AMAZE PLD design software or one of several other commercially available, JEDEC standard PLD design software packages. Boolean and/or state equation entry is accepted.


PLHS18P8A/B logic designs can also be generated using the program table format detailed on the following pages. This program table entry (PTE) format is supported by the Signetics' AMAZE PLD design software (PTP module). AMAZE is available free of charge to

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, IN-ACTIVE, PRESET, etc., are defined below.

OUTPUT POLARITY - (B)



"AND" ARRAY - (I, B)



NOTE:

- This is the initial state of all link pairs.
 All unused product terms must be programmed with all pairs of fuses in the INACTIVE state (all fuses on an unused p-term must be programmed).

PLHS18P8A/B

PROGRAM TABLE

PHO	GRA	MI	ABL	.E																									P	OL/	ARI	ΤΥ	_	
							T	_								Α.	ND									_	\vdash	L	L-	R (F	IXF	닜		-
	,		. =		_		E R M	⊢				_					IVD	_			R	(l)					⊢		<u> </u>	(B,	0	.0/		-
	The FPLA is shipped with all links open. 1. The FPLA is shipped with all links open.		4. All unused product terms must be programmed with	8	5. Data cannot be entered into the OR array field due		R	,	8	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0
	ä		E E :	all pairs of tuses in the INACTIVE state (all tuses on an unused p-term must be programmed).	<u>8</u>	ø.		ŀ÷	·	H	Ů	-	Ë	۴	-	<u> </u>	-	l-	Ů	-	+	ٿ	-	÷	ř			خ	۱	÷	b			ÿ
	. ž		ra i	<u> </u>	Z Y		1																			ŀ	D A A	Z	Z	Z	Z		Z	Z
	8		20	ya at	र्घ :	Ĕ	1 2	┞	-	\vdash	-	-		<u> </u>	-	-	├	├				\vdash	-		-	l	A	K	6	1	15		$ \leq $	\leq
	S S		8 8	۾ آھ	ō	ē	4																				A	\geq	Z		Ź		$ \angle $	Z
	= 2			2 8	₽.	§ O	5	-	_	\vdash		_	-	┞	-	_	⊢	-	_	_	-	<u> </u>			-		A	1	6	K	K	\forall	4	4
	€ £	tate	E &	2 2	Ē.	ē e	7							1												1	A				12			Ź
	2 6		<u> </u>	Ę	tere:	≒ 8	8	_						L		_							_	_	_		A	2	4	4	K	4	4	4
	TO IES: 1. The FPLA is shipped with all links open. 2. Innseq I and 8 bits in the AND array ex	Care (-) in the virgin state.	g g	all pairs of fuses in the INACTIVE state (all fu on an unused p-term must be programmed).	9 9	to the fixed nature of the device architecture.	10																					D	2		\geq		\preceq	Ź
	8 2	£	<u>a</u> .	\$ \$	ᇴ.	E .	111	-	-					-	-	_	-						_	_		1	K	A	6	1	K	H	4	5
	. 4 3	7	98	2 2	Ę.	ĕ	13								_													Â	2		2	2	\preceq	Ź
MOTES	3 6 5	9	I § 1	8 8	ata c	₽	14	_						_		_	_	_					_	_			K	A	1	1	K		4	4
3	F = 0	3 3	₹ ₹ 3	ਛ ਠ	ď.	2	16								-	-	\vdash	-	_	_				_	_			Â			Ź			2
							17			\Box				—			_										Z	A	Ž	4	K	4	4	Ζ,
ì	Ç	1	1				19	1		\vdash	-	-	Н	 	+-	-	+	\vdash	\vdash	\vdash	H	-	-	-	_		6	6	A		5		\mathcal{A}	5
거 ¦	90		اوا	i 📙		\Box	20																				K	3	A	K	K	Z	Z	2
ĕi	I	_]		i I	2		21	⊢	H	Н		-	-	<u> </u>	-	-	┢	-	H	-	-	-	-	-			4	6	A		15	H	$ \rightarrow $	5
CONTROL	-		OR (FIXED)	3	:15	اوا	23																			ļ	\mathbb{Z}	2	A	1	Z		\supset	Z
8 1	1	≥	15	Ιį	Ä	S	24	⊢	-	Н		-	-	<u> </u>	-	-	-	-				_	-	-	-		K	K	A	K	K	K	$ \rightarrow $	5
į	₹	₽	۱۲	DIRECTION	ACTIVE OUTPUT	NOT USED	26																			<u> </u>	Z	\geq	Â		Z		\angle	Ź
- !			1 1	ഥ	V	2	27		-			-		-	-	-	├-	-				-	-	-	-		K	K	1	D A A	K	K	4	5
:							29																			ļ	\geq	2	2	Â	2		$ \angle $	Ź
i		, Bg					30	├-	-	\vdash		_	-	<u>i</u> —	├-	_	├	-		-	-	-	-	-		į	K	1	1	A	1	H	4	5
i	0	ŦĪ.					32																			ĺ				A				\geq
ا ۵	1	1	1 1				33	⊢	-	Н	_	-	Щ	Ь	-	_	├-	-		_	\vdash	<u> </u>		-	-		K	4	4	A	K	H	4	4
AND	اس	- (A.				35							<u> </u>														2	2	Â	12		otin	Ź
` !	INACTIVE		DON'T CARE				36	_						_	_		_						_	_			K	1	1	1	D		4	4
	¥	e e	g				38																				\geq	2	2		A			Ź
i			Ш				39	 	-					-	-		<u> </u>		_	_			-	-	-		K	4	K	K	1A	1	4	5
							41																								I A		\preceq	Ź
- 1	1	- 1		ı	1	1	42	<u> </u>		\vdash				-	_	_	H	_				<u> </u>	_	-	_		K	1	K	H	A	4	4	4
- 1	1					1	44							Ė														2	2		ÍÂ		\preceq	2
-				1		- 1	45			\Box				\vdash			\vdash						_				K	1	K	Z	K	D	7	Z,
- 1	- 1			1		1	47	╁╌	-			-	\vdash	\vdash	-	 	-	-	-	_		-	-	-	-	ļ	6			H	15	A	\mathcal{A}	5
- 1		- 1				щ	48																			l	Z	K	1	Z	K	A	4	Z
- 1		R	•			DATE	50							-	-	 	 	\vdash				-	-	-	-		K			6	5	A	\preceq	5
- 1	1	్ర		1		Ω	51																				Z	Z	Z	Z	Z	A	4	Z
- 1	1	CF (XXXX)		1		- 1	53	├-		Н	-		_	┢	-	-	+-	-		-			-	-	\vdash	1	K	1	5		H	A	\preceq	5
- 1		ū		1	- 1		54							\vdash													Z	Z	K	Z	Z		D	Z,
		ပ	4				56	┢						-	-	-	-	\vdash		-		<u> </u>	-	-	\vdash	l	K	1	6	K	⊬		A	5
- 1	j		H	_		_	57																				Z	Z	Z	Z	Z		A	Z
1	j		0	Ş		REV	58	\vdash	-	H			H	-	-	-	├	-			-	-		-	-		K	1	6	\forall	1	H	A	5
1			ò	Ĉ.	co	Œ	60							匚													Z	2	2		\mathbb{Z}		Â	Z
			ç	,	Ë	1	61	-	\vdash	Н	-	-	\vdash	<u> </u>	-	-	+-	-	-	\vdash	H	<u> </u>	-	-	-		K	K	K	H	19	H	A	9
-			1	1	Ā	1	63																					2	2	Z	\triangleright		Ž	ō
ļ	*	*	7	į	٥.	,	64	├-	\vdash	Н	-	\vdash	-	<u> </u>	-	\vdash	-	 	-	\vdash	\vdash	<u> </u>		-	-	ĺ	K	K	1	K	K	K	1	A
ш	5	Ж	2	2	Ö	44F	66																				Ź	2	2	Ź	Z		\angle	Â
Ş	₫	¥	7	Ē	œ	\exists	67	-	-	Н	-	-		-	-	-	-	-	-	-	-	-	 	-	-		K	K	K	H	⊬	Ю	4	A
Ž	Е,	Ŵ	2	5	3	AB	69								二											l		Z	Ź		Ź		\angle	Â
<u>~</u>	Ш	Ö	n	É	Ž	1	0 1 2 3 4 5 6 7 8 9 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 30 40 40 40 40 40 40 40 40 40 40 40 40 40	1	-	H		-		F	1	-	\vdash	\vdash				 	<u> </u>	-	-	l	K	K	K	K	13	H	4	Ā
¥	S	\mathcal{Z}	ũ	Į	₹	S	PIN	11	9	8	7	6	5	4	3	2	1	19	18	17	16	15	14	13	12	\vdash	19	18	17	16	15	14	13	12
CUSTOMER NAME	PURCHASE ORDER#	SIGNETICS DEVICE #	CISTOMED SYMBOLIZED BABT #	5	TOTAL NUMBER OF PARTS	PROGRAM TABLE #	Γ	Π		П				Ť	Ī	Ē	Ť	Ė			Ť		Ť	Ť	Ī		Γ	Ť	Γ	Γ	Г	П	\sqcap	
S	2	Ž	7	5	₹	8	VARIABLE	1																										
2	Ž	ă	Ť	?	9	Ğ	A A	1															l											
0	-	0,	•	•	-	-	\$-									l	1																	
-		-	-		-	W																								_			4	